▲
0
0

report

Udemy - Learn System Verilog for Verification

seeders: 4
leechers: 3
Download torrent
Added 6 months ago by freecoursewb in Other
Download Fast Safe Anonymous
movies, software, shows...

Files

Udemy - Learn System Verilog for Verification (Size: 1.3 GB)
  Bonus Resources.txt 102.4 B
  Get Bonus Downloads Here.url 204.8 B
  ~Get Your Files Here !
  1 - Introduction
  1. Introduction (Description).html 716.8 B
  1. Introduction.mp4 12.5 MB
  2 - System Verilog Arrays
  2. System Verilog Arrays (Description).html 1.6 KB
  2. System Verilog Arrays.mp4 379 MB
  3 - System Verilog Classes (OOPS Concept)
  3. System Verilog Classes Part1 (Description).html 819.2 B
  3. System Verilog Classes Part1.mp4 197.4 MB
  4 - System Verilog Event Regions
  5 - System Verilog Interface
  6 - System Verilog Clocking Block
  7 - System Verilog Assertions
  8 - System Verilog Interprocess Communication
  9 - System Verilog Program Block
  10. Program Block in System Verilog (Description).html 1 KB
  10. Program Block in System Verilog.mp4 62 MB
  9. System Verilog Events (Description).html 819.2 B
  9. System Verilog Events.mp4 142.3 MB
  8. Assertions in System Verilog (Description).html 819.2 B
  8. Assertions in System Verilog.mp4 104.4 MB
  7. Clocking Block in System Verilog (Interface part 2) (Description).html 1.6 KB
  7. Clocking Block in System Verilog (Interface part 2).mp4 79.4 MB
  6. System Verilog Interface (Part1) (Description).html 1.4 KB
  6. System Verilog Interface (Part1).mp4 90.9 MB
  5. Event Regions in system Verilog (Description).html 1.2 KB
  5. Event Regions in system Verilog.mp4 49.4 MB
  4. System Verilog Classes Part2 (Description).html 819.2 B
  4. System Verilog Classes Part2.mp4 232.6 MB

Description


Learn System Verilog for Verification

https://WebToolTip.com

Published 1/2026
Created by AsicGuru Technologies
MP4 | Video: h264, 1920x1080 | Audio: AAC, 44.1 KHz, 2 Ch
Level: Beginner | Genre: eLearning | Language: English | Duration: 10 Lectures ( 3h 17m ) | Size: 1.32 GB

Learn System Verilog for Design and Verification with lots of hands on exercises

What you'll learn
✓ Understand and Apply SystemVerilog Syntax and Constructs- Learners will be able to write syntactically correct SystemVerilog code with all its constrcuts.
✓ Design and Simulate Digital Circuits Using SystemVerilog and industry-standard simulation tools (e.g., ModelSim, QuestaSim).
✓ Implement Testbenches Using Object-Oriented Programming (OOP) Features
✓ Build and Use Constrained Random Testbenches and Functional Coverage Models
✓ Lots of Hands On Coding Exercise will give confidence to students.

Requirements
● Basic Knowledge of Digital Electronics like logic gates, multiplexers, flip-flops, finite state machines (FSMs), etc.
● Basic Understanding of Hardware Description Languages (HDLs) (Optional but helpful)
● HARDWORK, PASSION, DEDICATION

Related Torrents

torrent name size uploader age seed leech
Udemy - Learn Cheesecakes From Scratch Posted by freecoursewb in Other
1.8 GB freecoursewb 1 week 9 3
Udemy - Learn R from Scratch - A Practical Course for Beginners Posted by freecoursewb in Other
803.9 MB freecoursewb 1 week 15 15
Udemy - Power BI Full Course - Learn Power BI from Scratch to Advance Posted by freecoursewb in Other
2.6 GB freecoursewb 1 week 31 6
Udemy - COBOL - Learn With A Real World Application Posted by freecoursewb in Other
913 MB freecoursewb 1 week 8 1
Udemy - Commercial RTL Design Using AI - Learn What Industry Needs Posted by freecoursewb in Other
2.3 GB freecoursewb 1 week 1 2