| 1. Conditional statement, Generate statement, Sequential Assignment, VHDL operators.mp4 | 196.3 MB | ||
| 1. Conditional statement, Generate statement, Sequential Assignment, VHDL operators.srt | 36.3 KB | ||
| 1. Decoders, Arithmetic Comparator, Selected signal assignment.mp4 | 190.2 MB | ||
| 1. Decoders, Arithmetic Comparator, Selected signal assignment.srt | 42.5 KB | ||
| 1. HA FA RCA CLA.mp4 | 200.1 MB | ||
| 1. HA FA RCA CLA.srt | 38.7 KB | ||
| 1. Introduction to CAD tools.mp4 | 145.4 MB | ||
| 1. Introduction to CAD tools.srt | 29.5 KB | ||
| 1. Latches, FlipFlops, parallel access and shift registers.mp4 | 116.4 MB | ||
| 1. Latches, FlipFlops, parallel access and shift registers.srt | 33.8 KB | ||
| 1. Modelsim Software Setup Link.html | 204.8 B | ||
| 1. Multiplexers and Shannon Expansion.mp4 | 308.1 MB | ||
| 1. Multiplexers and Shannon Expansion.srt | 70.5 KB | ||
| 1. Numbers Representations.mp4 | 88.9 MB | ||
| 1. Numbers Representations.srt | 24.6 KB | ||
| 1. Parallel Load counters and bus design.mp4 | 155.9 MB | ||
| 1. Parallel Load counters and bus design.srt | 37.2 KB | ||
| 1. Simple Processor Design and its VHDL.mp4 | 466.4 MB | ||
| 1. Simple Processor Design and its VHDL.srt | 84.7 KB | ||
| 1. VHDL code of the bus design with SWAP operation.mp4 | 227.8 MB | ||
| 1. VHDL code of the bus design with SWAP operation.srt | 38.9 KB | ||
| 1. VHDL for Latches, FlipFlops, registers and counters.mp4 | 158.4 MB | ||
| 1. VHDL for Latches, FlipFlops, registers and counters.srt | 33.9 KB | ||
| 1. VHDL for adders, Multiplier.mp4 | 293.8 MB | ||
| 1. VHDL for adders, Multiplier.srt | 47.1 KB | ||
| 1.1 CENG335 Lecture 11 Processor Design and its VHDL - Narrated.pptx | 2.1 MB | ||
| 1.1 CENG335 Lecture 2 VHDL Adders Multiplier Narrated.pptx | 3.3 MB | ||
| 1.1 CENG335 Lecture 3 HA FA RCA CLA.pptx | 2.9 MB | ||
| 1.1 CENG335 Lecture 4 Multiplexers and Shannon Expansion.pptx | 2.4 MB | ||
| 1.1 CENG335 Lecture 5 Decoders Arithmetic Comparator Selected signal assignment.pptx | 1.7 MB | ||
| 1.1 CENG335 Lecture 6 conditional statement generate statement.pptx | 2.1 MB | ||
| 1.1 CENG335 Lecture 7 latches flipflops shift and parallel access registers.pptx | 998.2 KB | ||
| 1.1 CENG335 Lecture 8 vhdl gated latches flipflops, registers and counters.pptx | 1.9 MB | ||
| 1.1 CENG335 Lecture 9 vhdl parallel load counters and bus design - Narrated.pptx | 1.3 MB | ||
| 1.1 CENG355 Lecture 10 vhdl code of the bus design with swap operation - Narrated.pptx | 953.4 KB | ||
| 1.1 Fundamentals Of Digital Logic With VHDL Design 3rd Edition.pdf | 12.2 MB | ||
| 1.1 Lecture 2 - Numbers Repreentation.pptx | 1.8 MB | ||
| 1.2 CENG335-Exercises-Set1.pdf | 671 KB | ||
| 1.2 Lecture 1-Introduction to CAD-VHDL-Ch2_ v3.pptx | 870.9 KB | ||
| 1.3 CENG335-Exercises-Set2.pdf | 191.6 KB | ||
| 1.4 CENG335-Exercises-Set3.pdf | 179.2 KB | ||
| 1.5 Exercises_set1_solution_part1.pdf | 1.1 MB | ||
| 1.6 Exercises_set1_solution_part2.pdf | 2.4 MB | ||
| 1.7 Exercises_Set2_Solution_TTH.pdf | 2 MB | ||
| 2. LUTs, PLDs, FPGA.mp4 | 111.2 MB | ||
| 2. LUTs, PLDs, FPGA.srt | 25.4 KB | ||
| 2. Modelsim Tutorial 1.mp4 | 128.4 MB | ||
| 2. Modelsim Tutorial 1.srt | 19.3 KB | ||
| 2.1 Lecture 2-PLDs- FPGA-Ch3 .pptx | 297.4 KB | ||
| 3. Modelsim Tutorial 2.mp4 | 189.5 MB | ||
| 3. Modelsim Tutorial 2.srt | 28.4 KB | ||
| Bonus Resources.txt | 307.2 B | ||
| Get Bonus Downloads Here.url | 204.8 B | ||
| ▲ 53 total files | |||
Learn VHDL, PLS's and FPGA (Digital Electronic 2)
Genre: eLearning | MP4 | Video: h264, 1280x720 | Audio: AAC, 44.1 KHz
Language: English | Size: 2.94 GB | Duration: 8h 42m
Modern Digital Design Principles and Techniques
What you'll learn
Analyze Combinational and Sequential Circuits.
Develop VHDL programs for Combinational and Sequential Circuits.
Design of the Arithmetic Logic Unit.
Design of memory elements.
Description
A. Course Description:
This course gives a detailed study of modern digital design principles and techniques. Topics include: Programmable Logic Devices (PLDs) and Field Programmable Gate Array (FPGA) devices; Design and optimization of arithmetic circuits, and their programming using Hardware Description Language (e.g. VHDL); Timing Diagrams; Design of a Processor and VHDL simulation.
B. Course Outcomes:
https://TutPig.com
| torrent name | size | uploader | age | seed | leech |
|---|---|---|---|---|---|
| 1.3 GB | freecoursewb | 2 weeks | 0 | 0 | |
| 722.6 MB | freecoursewb | 2 weeks | 80 | 5 | |
| 1.8 GB | freecoursewb | 4 weeks | 9 | 3 | |
| 803.9 MB | freecoursewb | 4 weeks | 15 | 15 | |
|
Udemy - Power BI Full Course - Learn Power BI from Scratch to Advance Posted by
freecoursewb in Other
|
2.6 GB | freecoursewb | 4 weeks | 24 | 3 |
All Comments